

Patent Abstracts of Japan

PUBLICATION NUMBER : 11213671
PUBLICATION DATE : 06-08-99


APPLICATION DATE : 21-01-98
APPLICATION NUMBER : 10009713

APPLICANT : TOSHIBA CORP;

INVENTOR : OIKAWA KIYOHARU;

INT.CL. : G11C 11/41 H01L 27/10

TITLE : SEMICONDUCTOR INTEGRATED
CIRCUIT DEVICE AND INITIALIZATION
CIRCUIT BUILT-IN RAM



ABSTRACT : **PROBLEM TO BE SOLVED:** To collectively and quickly initialize all cells of a RAM by supplying an initialization signal to the RAM, and by providing an initialization circuit for collectively initializing all RAM cells on the input of the initialization signal in the RAM.

SOLUTION: For a one-chip microcomputer 10, a semiconductor integrated circuit device consisting of a CPU 11, an initialization circuit built-in RAM 12, a power-on reset circuit 13, a reset bit circuit 14, and a logic OR circuit 15 is incorporated into one chip. The CPU 11 and the initialization circuit built-in RAM 12 exchange data through an address bus 11a, a control bus 11b, and a data bus 11c. The power-on reset circuit 13 generates a PWRST signal (first reset signal) for collectively initializing all RAM cells of the RAM 12 when power is turned on. The reset bit circuit 14 generates a second reset signal.

COPYRIGHT: (C)1999,JPO